Predicate-aware, makespan-preserving software pipelining of scheduling tables
نویسندگان
چکیده
منابع مشابه
Implementation of Software Pipelining Using Window Scheduling
Software pipelining is a loop optimization which can optimize loops better, even when all other techniques fail. In this project, Software pipelining is implemented using a scheduling algorithm called window scheduling in SimpleSUIF. Although the algorithm can not be applied to all loops, it is shown that for some loops the software pipelining can improve the performance significantly.
متن کاملThroughput Optimization by Software Pipelining of Conditional Reservation Tables
Reservation tables are used at various levels in embedded systems design to represent the allocation of resources in cyclic computations. They model system-level static realtime task schedules in fields like automotive or avionics, but also model the cycle-accurate ordering of instructions at microarchitectural level, as used in software pipelining. To optimize system throughput, successive exe...
متن کاملEnhanced Co - Scheduling : A Software Pipelining
Instruction scheduling methods which use the concepts developed by the classical pipeline theory have been proposed for architectures involving deeply pipelined function units. These methods rely on the construction of state diagrams (or automatons) to (i) eeciently represent the complex resource usage pattern, and (ii) analyze legal initiation sequences, i.e., those which do not cause a struct...
متن کاملIterative Modulo Scheduling: An Algorithm For Software Pipelining
Modulo scheduling is a framework within which a wide variety of algorithms and heuristics may be defined for software pipelining innermost loops. This paper presents a practical algorithm, iterative modulo scheduling, that is capable of dealing with realistic machine models. This paper also characterizes the algorithm in terms of the quality of the generated schedules as well the computational ...
متن کاملSoftware Pipelining and Superblock Scheduling: Compilation Techniques for VLIW Machines
© Copyright Hewlett-Packard Company 1992 Compilers for VLIW and superscalar processors have to expose instruction-level parallelism to effectively utilize the hardware. Software pipelining is a scheduling technique to overlap successive iterations of loops, while superblock scheduling extracts ILP from frequently executed traces. This paper describes an effort to employ both software pipelining...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Architecture and Code Optimization
سال: 2014
ISSN: 1544-3566,1544-3973
DOI: 10.1145/2579676